Stanford Database Library of American Journal of Applied Science and Technology

Vol. 5 No. 10 (2025)
Articles

Multi-Tenant Cloud Architectures Utilizing FPGAs: Security Challenges, Design Methodologies, and Proposed Paradigms

pdf
  • Dr. Arjun Mehta
Dr. Arjun Mehta
Department of Computer Engineering, Global University, Toronto, Canada

Published 2025-10-31

Keywords

  • Cloud security,
  • FPGA,
  • multi-tenancy,
  • trusted execution environment

How to Cite

Dr. Arjun Mehta. (2025). Multi-Tenant Cloud Architectures Utilizing FPGAs: Security Challenges, Design Methodologies, and Proposed Paradigms. Stanford Database Library of American Journal of Applied Science and Technology, 5(10), 303–308. Retrieved from https://oscarpubhouse.com/index.php/sdlajast/article/view/45

Copyright (c) 2025 Dr. Arjun Mehta

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

Abstract

As cloud computing continues its rapid ascent, the integration of reconfigurable hardware such as Field-Programmable Gate Arrays (FPGAs) into multi-tenant cloud infrastructures presents both tremendous opportunities and formidable security challenges. This paper synthesizes contemporary academic and technical literature to examine the underlying threats, architectural solutions, and trust models in FPGA-augmented cloud systems. We analyze attack vectors including side-channel leakage, remote power analysis, thermal covert channels, and hardware-level tampering, as documented in seminal works. In response, we propose a conceptual methodology integrating hardware isolation, trusted execution environments, netlist-level obfuscation, self-attestation, and secure resource management to achieve robust security in multi-tenant environments. Through an in-depth theoretical analysis and comparative assessment of existing designs, we outline a comprehensive architecture that balances performance, flexibility, and security. Our findings highlight design trade‑offs, limitations of current approaches, and future research directions including improved attestation protocols and dynamic isolation mechanisms.

pdf

References

  1. Sandip Ray and Yier Jin. 2015. Security policy enforcement in modern SoC designs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’15), IEEE Press, Piscataway, NJ, 345–350.
  2. Sujoy Sinha Roy, Furkan Turan, Kimmo Järvinen, Frederik Vercauteren, and Ingrid Verbauwhede. 2019. FPGA-based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data. Cryptology ePrint Archive, Paper 2019/160.
  3. M. Sabt, M. Achemlal, and A. Bouabdallah. 2015. Trusted execution environment: What it is, and what it is not. In Trustcom/BigDataSE/ISPA, IEEE, Vol. 1, 57–64.
  4. Sujan Kumar Saha and Christophe Bobda. 2020. FPGA accelerated embedded system security through hardware isolation. In Proceedings of the Asian Hardware Oriented Security and Trust Symposium (AsianHOST ’20), IEEE, 1–6.
  5. Sujan Kumar Saha, Abigail N. Butka, Muhammed Kawser Ahmed, and Christophe Bobda. 2023. OpenTitan based multi-level security in FPGA system-on-chips. In Proceedings of the International Conference on Field Programmable Technology (ICFPT ’23), 302–303.
  6. Falk Schellenberg, Dennis R. E. Gnad, Amir Moradi, and Mehdi B. Tahoori. 2018. An inside job: Remote power analysis attacks on FPGAs. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE ’18), 1111–1116.
  7. Rym Skhiri, Virginie Fresse, Jean Paul Jamont, Benoit Suffran, and Jihene Malek. 2019. From FPGA to support cloud to cloud of FPGA: State of the art. International Journal of Reconfigurable Computing 2019, 8085461.
  8. Hayden Kwok‑Hay So and Robert W. Brodersen. 2007. BORPH: An Operating System for FPGA-Based Reconfigurable Computers. Ph.D. Dissertation, EECS Department, University of California, Berkeley.
  9. Rajat Subhra Chakraborty and Swarup Bhunia. 2008. Hardware protection and authentication through netlist level obfuscation. In Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, 674–677.
  10. T. Sugawara, K. Sakiyama, S. Nashimoto, D. Suzuki, and T. Nagatsuka. 2019. Oscillator without a combinatorial loop and its threat to FPGA in data centre. Electronics Letters 55, 11 (2019), 640–642.
  11. Naif Tarafdar, Nariman Eskandari, Thomas Lin, and Paul Chow. 2018. Designing for FPGAs in the cloud. IEEE Design & Test 35, 1 (2018), 23–29.
  12. Naif Tarafdar, Thomas Lin, Eric Fukuda, Hadi Bannazadeh, Alberto Leon-Garcia, and Paul Chow. 2017. Enabling flexible network FPGA clusters in a heterogeneous cloud data center. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’17), 237–246.
  13. Shanquan Tian and Jakub Szefer. 2019. Temporal thermal covert channels in cloud FPGAs. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’19), ACM, New York, NY, 298–303.
  14. Furkan Turan and Ingrid Verbauwhede. 2020. Trust in FPGA accelerated cloud computing. ACM Computing Surveys 53, 6, Article 128.
  15. Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. Cryptology ePrint Archive.
  16. Jo Vliegen, Md Masoom Rabbani, Mauro Conti, and Nele Mentens. 2019. SACHa: Self‑attestation of configurable hardware. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE ’19), 746–751.
  17. Pirmin Vogel, Andrea Marongiu, and Luca Benini. 2019. Exploring shared virtual memory for FPGA accelerators with a configurable IOMMU. IEEE Transactions on Computers 68, 4 (2019), 510–525.
  18. Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, and Berk Sunar. 2019. JackHammer: Efficient rowhammer on heterogeneous FPGA‑CPU platforms. arXiv:1912.11523.
  19. Hariharan, R. 2025. Zero trust security in multi‑tenant cloud environments. Journal of Information Systems Engineering and Management 10.